


Transistors

Three terminals : Drain ,Gate, Source

- **Three terminals: Drain, Gate, Source**
 - Switch action: **Dan Garcia Says**
if voltage on gate terminal is (some amount) higher/lower than source terminal then conducting path established between drain and source terminals

To remember:
n ("normal")
p (has a circle,
like the top
part of P itself)



n-channel

open when voltage at G is low
closes when:
 $\text{voltage}(G) > \text{voltage}(S) + \epsilon$



G LOW
G HIGH



p-channel


closed when voltage at G is low
opens when:
 $\text{voltage}(G) > \text{voltage}(S) + \epsilon$



what is the relationship between x and y ?

"1"
(voltage source)

"0"
(ground)




X	y
0 volts	3 volts
3 volts	0 volts

- Chips are composed of nothing but transistors and wires.
- Small groups of transistors form useful building blocks.



"1" (voltage source)

"0" (ground)





a	b	c
0	0	1
0	1	1
1	0	1
1	1	0

- Block are organized in a hierarchy to build higher-level blocks: ex: adders.
- You can build AND, OR, NOT out of NAND!**




Garcia Nil



Signals and Waveform



- A nibble adder which treat x_0 as the LSB and x_3 as MSB, thus gives the X below.



Register




clk enables the register to store the input.

Clock control pulse of our circuits.

- **Clocks control pulse of our circuits**
- **Voltages are analog, quantized to 0/1**
- **Circuit delays are fact of life**
- **Two types of circuits:**
 - Stateless **Combinational Logic** (&, |, ~)
 - **State circuits** (e.g., registers)

Register Details: Flip-Flops


n-bit wide register is nothing but n instance of **flip-flop**.



Input bits is d_i and output is q_i , d stands for data, q stands for quiet a.k.a. stable

edge-triggered d-type flip-flop

Only consider positive edge-triggered.



On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored.

limitations

ff cannot change their outputs instantaneously.

Time is need to transfer inputs internally

Therefore, the input d should be stable before the rising edge and remain stable for a short amount of time after the edge.


These two called: **setup time** and **hold time** .

Setup time mainly prevent sampling during the input is at rising edge.


During this time window, the input shall **not change** .

Once the flip-flop captures the new input, it also takes a small amount time to transfer the new value to output.

This delay is called *clk-to-q* delay.




Accumulator




The output of the circuit is labeled S_i , and the output of the register is labeled S_{i-1} to remind us that the register delays the signal for 1 cycle. So if the output of the circuit is holding the result of the i^{th} iteration, then the register holds the result of the $i^{th} - 1$ iteration.

Below is the detailed waveforms for a few iterations.



Start by looking at the timing of the change on the output of the register S_{i-1} . This follows the positive-edge of the clock after a small delay (the clk-to-q time of the flip-flops used to implement the register). We assume that the input X is applied at precisely the same time. The two values move through the adder together and after a small delay (the adder propagation delay τ_{add}) a new result appears at the output of the adder, S_i . Then all is quiet until the rising edge of the clock. At that time the output value is transferred to the register and the whole process repeats.


In practice X may not necessarily arrive at the same time as the feedback value, S_{i-1} . The waveforms below show X arriving a little bit later than S_{i-1} .



Therefore on each cycle there is a small time period where the adder has inconsistent inputs. For instance, when the register first captures X_0 , for a small time period the X input still has X_0 , therefore the adder begins to compute $X_0 + X_0$! However, this erroneous calculation is quickly aborted when the X input changes to X_1 . Unfortunately, the aborted computation will probably make it through the adder, creating a sort of instability at the output. However, the instability in S_i has no effect on S_{i-1} , as it captures its value from S_i before it goes bad. This sort of arrival mismatch and subsequent output instability is common in many circuits. In properly designed circuits, the instability never happens around the rising-edge of the clock and therefore gets ignored by the registers and down-stream circuitry.


Pipelining -- Adding registers to improve Performance

Data Multiplexors



- 2-to-one, n bit wide.

How many rows in TT?



$c = \bar{s}a\bar{b} + \bar{s}ab + s\bar{a}b + sab$
 $= \bar{s}(a\bar{b} + ab) + s(\bar{a}b + ab)$
 $= \bar{s}(a(\bar{b} + b)) + s((\bar{a} + a)b)$
 $= \bar{s}(a(1) + s((1)b)$
 $= \bar{s}a + sb$


s	c
0	a
1	b

s	ab	c
0	00	0
0	01	0
0	10	1
0	11	1
1	00	0
1	01	1
1	10	0
1	11	1

Garcia, N

4-to-1 Multiplexor?


- How many rows in the Truth Table?




$s_1 s_0$	c
0 0	a
0 1	b
1 0	c
1 1	d

$$e = \bar{s}_1 \cdot \bar{s}_0 a + \bar{s}_1 s_0 b + s_1 \bar{s}_0 c + s_1 s_0 d$$

ALU



We can implement muxes hierarchically.



Adder/Subtractor

	a_3	a_2	a_1	a_0
+	b_3	b_2	b_1	b_0
	s_3	s_2	s_1	s_0


a_i	b_i	c_i	s_i	c_{i+1}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$s_i = \text{XOR}(a_i, b_i, c_i)$$

$$c_{i+1} = \text{MAJ}(a_i, b_i, c_i) = a_i b_i + a_i c_i + b_i c_i$$


- MAJ:函数结果为a, b, c 中占多数的0or1。

1-bit adder



N-bit adder

- Just cascade N 1-bit adder.



Overflow

- When doing unsigned operations, carry bit from MSB means **overflow**.
- When doing **signed** operations, overflow depends on $c_n \text{ XOR } c_{n-1}$.

11	11	11	11
"-1"	+11	110	110
10	+10	100	101
"-2"	100	101	101
01	+01	01	01
"1"	+10	11	11
00	+10	10	10
"0"	+11	11	11
00	+00	00	00
"0"	+01	01	01
00	+10	10	10
00	+11	11	11
"0"	+11	11	11
+	00	01	10
"	"0"	"1"	"-2"
"	"-1"	"-2"	"-1"


- Let's add
 - First unsigned
 - Then signed (Two's Complement)
 - When do the lowest 2 bits of sum not represent correct sum?
 - Is there a pattern of when this happens? Hint: Check out the carry-bit and the sum-4s-column-bit
- Highest adder
 - C_{in} = Carry-in = c_1 , C_{out} = Carry-out = c_2
 - No C_{out} or C_{in} → NO overflow!
 - C_{in} and C_{out} → NO overflow!
 - C_{in} , but no C_{out} → A,B both > 0, **overflow!**
 - C_{out} , but no C_{in} → A or B are -2, **overflow!**

What operation is this?

overflow = $c_n \text{ XOR } c_{n-1}$

Subtractor

- $A - B = A + (-B)$
- $-B = B_{flip} + 1$



When **Sub** line is 1, then b_i will flip over, and **Sub** will work as *LSB's* carry bit.