


Controller



Control Logic "Truth Table" (incomplete)

Inst[31:0]	BrEq	BrLT	PCSel	ImmSel	BrUn	ASel	BSEL	ALUSel	MemRW	RegWEn	WBSel	
add	*	*	+4	-	-	Reg	Reg	Add	Read	1	ALU	* means "for all values" - means "don't care, use any value"
sub	*	*	+4	-	-	Reg	Reg	Sub	Read	1	ALU	
(R-R Op)	*	*	+4	-	-	Reg	Reg	(Op)	Read	1	ALU	
addi	*	*	+4	I	-	Reg	Imm	Add	Read	1	ALU	
lw	*	*	+4	I	-	Reg	Imm	Add	Read	1	Mem	
sw	*	*	+4	S	-	Reg	Imm	Add	Write	0	-	
beq	0	*	+4	B	-	PC	Imm	Add	Read	0	-	
beq	1	*	ALU	B	-	PC	Imm	Add	Read	0	-	
bne	0	*	ALU	B	-	PC	Imm	Add	Read	0	-	
bne	1	*	+4	B	-	PC	Imm	Add	Read	0	-	
blt	*	1	ALU	B	0	PC	Imm	Add	Read	0	-	
bltu	*	1	ALU	B	1	PC	Imm	Add	Read	0	-	
jalr	*	*	ALU	I	-	Reg	Imm	Add	Read	1	PC+4	
jal	*	*	ALU	J	-	PC	Imm	Add	Read	1	PC+4	
auipc	*	*	+4	U	-	PC	Imm	Add	Read	1	ALU	


Note: Instruction type encoded using only 9 bits
 inst[30],inst[14:12], inst[6:2]

Computer Science 61C McMahon & Weaver

inst[30]				inst[14:12]				inst[6:2]			
0110111	LUI	rd	0110111	0000000	shamt	rs1	000	rd	0010011	SLLI	
0010111	AUIPC	rd	0010111	0000000	shamt	rs1	101	rd	0010011	SRLI	
1101111	JAL	rd	1101111	0100000	shamt	rs1	101	rd	0010011	SRAI	
1100111	JALR	rd	1100111	0000000	rs2	rs1	000	rd	0110011	ADD	
1100011	BNE	imm[4:1][11]	1100011	0100000	rs2	rs1	000	rd	0110011	SUB	
1100011	BEQ	imm[4:1][11]	1100011	0000000	rs2	rs1	001	rd	0110011	SLL	
1100011	BLT	imm[4:1][11]	1100011	0000000	rs2	rs1	010	rd	0110011	SLT	
1100011	BGE	imm[4:1][11]	1100011	0000000	rs2	rs1	011	rd	0110011	SLTU	
1100011	BLTU	imm[4:1][11]	1100011	0000000	rs2	rs1	100	rd	0110011	XOR	
1100011	BGEU	imm[4:1][11]	1100011	0000000	rs2	rs1	101	rd	0110011	SRL	
0000011	LB	rd	0000011	0000000	rs2	rs1	101	rd	0110011	SRA	
0000011	LH	rd	0000011	0000000	rs2	rs1	110	rd	0110011	OR	
0000011	LW	rd	0000011	0000000	rs2	rs1	111	rd	0110011	AND	
0000011	LBU	rd	0000011	0000000	rs2	rs1	111	rd	0110011	FENCE	
0000011	LHU	rd	0000011	0000000	rs2	rs1	111	rd	0001111	FENCE.I	
0100011	SB	imm[4:0]	0100011	0000000	pred	succ	0000	000	00000	0001111	ECALL
0100011	SH	imm[4:0]	0100011	0000000000000	00000	000	00000	00000	1110011	EBREAK	
0100011	SW	imm[4:0]	0100011	0000000000001	00000	000	00000	00000	1110011	CSRW	
0010011	ADDI	rd	0010011	csr	rs1	001	rd	1110011	CSRW	1110011	CSRW
0010011	SLTI	rd	0010011	csr	rs1	011	rd	1110011	CSRW	1110011	CSRW
0010011	SLTIU	rd	0010011	csr	rs1	011	rd	1110011	CSRW	1110011	CSRW
0010011	XORI	rd	0010011	csr	zimm	101	rd	1110011	CSRW	1110011	CSRW
0010011	ORI	rd	0010011	csr	zimm	110	rd	1110011	CSRW	1110011	CSRW
0010011	ANDI	rd	0010011	csr	zimm	111	rd	1110011	CSRW	1110011	CSRW

Not in CS61C


Control Block Design



Controller Realization Options


- ROM (Read-Only Memory)
 - Regular structure made from transistors
 - Can be easily reprogrammed during the design process to
 - fix errors
 - add instructions
 - Popular when designing control logic manually
- Combinatorial Logic
 - Today, chip designers often use logic synthesis tools to convert truth tables to networks of gates
 - Logic equation for each control signal (common sub-expressions shared among control signal equations)
 - Can exploit output “don’t cares” and input “for all values” to simplify circuit.

ROM (read only memory) Controller Implementation



Instruction Timing

Typical Approximate Worst-Case Instruction Timing



IF	ID	EX	MEM	WB	Total
I-MEM	Reg Read	ALU	D-MEM	Reg W	
200 ps	100 ps	200 ps	200 ps	100 ps	800 ps

- How can we keep **Data-Path** resources (ALU ,etc.) busy all the time.

Performance Measures

$$\frac{\textit{time}}{\textit{program}} = \frac{\textit{instructions}}{\textit{program}} \cdot \frac{\textit{cycles}}{\textit{instruction}} \cdot \frac{\textit{time}}{\textit{cycle}}$$

Instructions per Program

Computer Science 61C

McMahon and Wo

- Determined by

$$\frac{\textit{time}}{\textit{program}} = \frac{\textit{instructions}}{\textit{program}} \cdot \frac{\textit{cycles}}{\textit{instruction}} \cdot \frac{\textit{time}}{\textit{cycle}}$$

- Task specification
- Algorithm, e.g. $O(N^2)$ vs $O(N)$
- Programming language
- Compiler
- Instruction Set Architecture (ISA)

(Average) Clock cycles per Instruction

Computer Science 61C

McMahon and Wo

- Determined by

$$\frac{\textit{time}}{\textit{program}} = \frac{\textit{instructions}}{\textit{program}} \cdot \frac{\textit{cycles}}{\textit{instruction}} \cdot \frac{\textit{time}}{\textit{cycle}}$$

- ISA (CISC versus RISC)
- Processor implementation (or **microarchitecture**)
 - E.g. for “our” single-cycle RISC-V design, CPI = 1
- Pipelined processors, CPI > 1 (next lecture)
- Superscalar processors, CPI < 1 (next lecture)

Time per Cycle (1/Frequency)

$$\frac{\text{time}}{\text{program}} = \frac{\text{instructions}}{\text{program}} \cdot \frac{\text{cycles}}{\text{instruction}} \cdot \frac{\text{time}}{\text{cycle}}$$

- **Determined by**

- Processor microarchitecture (determines critical path through logic gates)
- Technology (e.g. 5nm versus 14nm)
- Supply voltage (lower voltage reduces transistor speed, but improves energy efficiency)

- **For some task (e.g. image compression) ...**

	Processor A	Processor B
# Instructions	1 Million	1.5 Million
Average CPI	2.5	1
Clock rate f	2.5 GHz	2 GHz
Execution time	1 ms	0.75 ms

Processor B is faster for this task, despite executing more instructions and having a lower clock rate!

$$\frac{\text{energy}}{\text{program}} = \frac{\text{instructions}}{\text{program}} \cdot \frac{\text{energy}}{\text{instruction}}$$

$$\frac{\text{energy}}{\text{program}} \propto \frac{\text{instructions}}{\text{program}} \cdot CV_{dd}^2$$

“Capacitance” depends on technology, microarchitecture, circuit details

Supply voltage, e.g. 1V

Want to reduce capacitance and voltage to reduce energy/task

Energy Tradeoff Example


Computer Science 61C

McMahon and West

- For instance, “Next-generation” processor (Moore’s law):
 - Capacitance, C: reduced by 15 %
 - Supply voltage, V_{sup} : reduced by 15 %
 - Energy consumption: $(.85C)(.85V)^2 = .63E \Rightarrow$ **-39 % reduction**
- Significantly improved energy efficiency thanks to
 - Moore’s Law **AND**
 - Reduced supply voltage

Pipelining

- Option 1: **serial**



- Option 2: **pipelining**



- **Latency**

- Time from entering college to graduation
- Serial 4 years
- Pipelining 4 years

- **Throughput**

- Average number of students graduating each year
- Serial 1000
- Pipelining 4000

- **Pipelining**


- Increases throughput (4x in this example)
- But can **never improve** latency
 - sometimes worse (additional overhead)

Pipelining with RISC-V

Phase	Pictogram	t_{step} Serial	t_{cycle} Pipelined
Instruction Fetch		200 ps	200 ps
Reg Read		100 ps	200 ps
ALU		200 ps	200 ps
Memory		200 ps	200 ps
Register Write		100 ps	200 ps
$t_{instruction}$		800 ps	1000 ps

instruction sequence


add t0, t1, t2
or t3, t4, t5
sll t6, t0, t3



Pipelining with RISC-V


instruction sequence

add t0, t1, t2
or t3, t4, t5
sll t6, t0, t3





	Single Cycle	Pipelining
Timing	$t_{step} = 100 \dots 200$ ps (Register access only 100 ps)	$t_{cycle} = 200$ ps All cycles same length
Instruction time, $t_{instruction}$	$= t_{cycle} = 800$ ps	1000 ps
Clock rate, f_s	$1/800$ ps = 1.25 GHz	$1/200$ ps = 5 GHz
Relative speed	1 x	4 x

RISC-V Pipeline



Pipelining Datapath

Pipelining RISC-V RV32I Datapath



Pipelined Control

- Control signals derived from instruction
 - As in single-cycle implementation
 - Information is stored in pipeline registers for use by later stages

